This improves the signal characteristics over the traditional DDR2 topology. Figure 3: Fly-by Topology for DDR3 Unbuffered DIMM The draw-back to this approach is that the delay from the PHY output ...
Some results have been hidden because they may be inaccessible to you